


## Project 05 - incremental development

C coding  
Data representation → IEEE 754  
Memory FP  
RISC-V Assembly  
RISC-V Machine Code  
RISC-V Emulator  
Cache Design  
Digital Design  
↓  
Processor Design

## Instruction Set Architecture (ISA)



# Computer Architecture

Instruction Set  
Architecture  
Specification

Micro architecture

Machine code      registers  
memory

assemblers  
compilers

Moore's Law

The number of transistors  
doubles every 1.5 year for  
processors

Digital Design

Schematic  
entry  
(visual)

HDL  
Hardware  
description  
Language

Verilog



IEEE  
VHDL

\* Single-cycle processor  
[Multi-cycle processor]

\* pipelined processor

Lab 09 → Lab 10 →  
Project 06

# Single-Cycle Processor



# Register File

- 32 64-bit registers:  $x_0, x_1, \dots, x_{31}$
- Read up to two register values in a single clock cycle.
- Write to a single register in a clock cycle
- $x_0$  (zero) will always be zero



RR read register


WR write register

RD read data

WD write data

WE write enable

# Adding CLR to the Digital Register



# Register File Implementation

